𝗠𝗶𝗻𝗶𝗠𝗜𝗣𝗦 | 𝗥𝗜𝗦𝗖 𝗣𝗿𝗼𝗰𝗲𝘀𝘀𝗼𝗿 𝗗𝗲𝘀𝗶𝗴𝗻 | 𝗖𝗦𝟯𝟵𝟬𝟬𝟭 𝗖𝗼𝘂𝗿𝘀𝗲 𝗣𝗿𝗼𝗷𝗲𝗰𝘁
-
Updated
Sep 14, 2025 - Verilog
𝗠𝗶𝗻𝗶𝗠𝗜𝗣𝗦 | 𝗥𝗜𝗦𝗖 𝗣𝗿𝗼𝗰𝗲𝘀𝘀𝗼𝗿 𝗗𝗲𝘀𝗶𝗴𝗻 | 𝗖𝗦𝟯𝟵𝟬𝟬𝟭 𝗖𝗼𝘂𝗿𝘀𝗲 𝗣𝗿𝗼𝗷𝗲𝗰𝘁
bus interface, integrating LFSR’s for streamlined register management. Enabled seamless master-peripheral communication, enhancing system efficiency. Orchestrated comprehensive design stages, yielding a versatile RTL architecture for diverse applications
designing RISC-V architecture using Verilog HDL in XILINX VIVADO PC SUITE
Digital circuit description to perform multiplication with data_path and control_path using verilog
VHDL labs for Computer Organization (HRY302) at the Technical University of Crete (Spring 2024): designing a MIPS-like processor from basic building blocks, including the ALU, register file, datapath, control unit, memory and a pipelined implementation.
To associate your repository with the controlpath topic, visit your repo's landing page and select "manage topics."